

A81L801

Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM

Preliminary

Document Title

Stacked Multi-chip Package (MCP) 1M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM

Revision History

Rev. History

0.0 Initial issue

Issue Date March 25, 2005 Remark Preliminary



A81L801

Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Bit Low Voltage CMOS SRAM

Preliminary

MCP Features

- Single power supply operation 2.7 to 3.6 volt
- High Performance
- Access time as fast as 70ns
- Package
- 69-Ball FBGA (8x11x1.4 mm)
- Industrial operating temperature range: -25°C to 85°C for -I

Flash Features

- Single power supply operation
 - Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- Access times:
- 70 (max.)
- Current:
 - 9 mA typical active read current
 - 20 mA typical program/erase current
 - 200 nA typical CMOS standby
 - 200 nA Automatic Sleep Mode current
- Flexible sector architecture
 - 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX15 sectors
 - 8 Kword/ 4 KwordX2/ 16 Kword/ 32 KwordX15 sectors
 - Any combination of sectors can be erased
 - Supports full chip erase
 - Sector protection:

A hardware method of protecting sectors to prevent any inadvertent program or erase operations within that sector. Temporary Sector Unprotect feature allows code changes in previously locked sectors

- Extended operating temperature range: -25°C ~ +85°C for I series
- Unlock Bypass Program Command
 - Reduces overall programming time when issuing multiple program command sequence
- Top or bottom boot block configurations available
- Embedded Algorithms
 - Embedded Erase algorithm will automatically erase the entire chip or any combination of designated sectors and verify the erased sectors
 - Embedded Program algorithm automatically writes and verifies data at specified addresses
- Typical 100,000 program/erase cycles per sector
- 20-year data retention at 125°C
 - Reliable operation for the life of the system

- Data Polling and toggle bits
 - Provides a software method of detecting completion of program or erase operations
- Ready / BUSY pin (RY / BY)
- Provides a hardware method of detecting completion of program or erase operations
- Erase Suspend/Erase Resume
 - Suspends a sector erase operation to read data from, or program data to, a non-erasing sector, then resumes the erase operation
- Hardware reset pin (RESET)
 - Hardware method to reset the device to reading array data

LP SRAM Features

- Power supply range: 2.7V to 3.6V
- Access times: 70 ns (max.)
- Current:

Very low power version: Operating: 30mA(max.) Standby: 5uA (max.)

- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Output enable and two chips enable inputs for easy application
- Data retention voltage: 2.0V (min.)



General Description

The Flash memory of A81L801 is an 8Mbit, 3.0 volt-only memory organized as 1,048,576 bytes of 8 bits or 524,288 words of 16 bits each. The 8 bits of data appear on I/O₀ - I/O₇; the 16 bits of data appear on I/O₀~I/O₁₅. The A81L801 is offered in 69-ball TFBGA package. This device is designed to be programmed in-system with the standard system 3.0 volt VCC supply. Additional 12.0 volt VPP is not required for insystem write or erase operations. However, the A81L801 can also be programmed in standard EPROM programmers.

The Flash memory of A81L801 has the first toggle bit, I/O₆, which indicates whether an Embedded Program or Erase is in progress, or it is in the Erase Suspend. Besides the I/O₆ toggle bit, the Flash memory of A81L801 also has a second toggle bit, I/O₂, to indicate whether the addressed sector is being selected for erase. The A81L801 also offers the ability to program in the Erase Suspend mode. The standard A81L801 offers access times of 70 and 90ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enables (\overline{CEF} ,

and $\overline{\text{CE}_S}$), write enable ($\overline{\text{WE}}$) and output enable ($\overline{\text{OE}}$) controls.

The device requires only a single 3.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The Flash memory of A81L801 is entirely software command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by writing the proper program command sequence. This initiates the Embedded Program algorithm - an internal algorithm that automatically times the program pulse widths and verifies proper program margin. Device erasure occurs by executing the proper erase command sequence. This initiates the Embedded Erase algorithm - an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper erase margin. The Unlock Bypass mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

The host system can detect whether a program or erase operation is complete by observing the RY / \overline{BY} pin, or by reading the I/O₇ (\overline{Data} Polling) and I/O₆ (toggle) status bits. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The Flash memory of A81L801 is fully erased when shipped from the factory.

The hardware sector protection feature disables operations for both program and erase in any combination of the sectors


of memory. This can be achieved via programming equipment. The Erase Suspend/Erase Resume feature enables the user to put erase on hold for any period of time to read data from, or program data to, any other sector that is not selected for erasure. True background erase can thus be achieved.

The hardware RESET pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The A81L801 device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the automatic sleep mode. The system can also place the device into the standby mode. Power consumption is greatly reduced in both these modes.



Pin Configurations



Special Handling Instructions for FBGA Package

Special handling is required for Flash Memory products in FBGA packages.


Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time



Product Information Guide


Part Number		A81L801
Speed Options Standard Voltage Range: VCC_F/VCC_S=2.7-3.6V		70
Max Access Time (ns)		70
CE_F / CE_S Access	70	
OE Access (ns)	40	

MCP Block Diagram






Flash Memory Block Diagram






SRAM Block Diagram



Pin Description

Pin No.	Description
A18-A0	18 Address Inputs (Common)
I/O14 - I/O0	15 Data Inputs/Outputs (Common)
	I/O15 Data Input/Output, Word Mode
I/O15 (A-1)	A-1 LSB Address Input, Byte Mode
CE_F	Chip Enable (Flash)
CE_S	Chip Enable (SRAM)
ŌĒ	Output Enable (Common)
WE	Write Enable (Common)
RY/BY	Ready/BUSY - Output
RESET	Hardware Reset Pin, Active Low
BYTE_F	Select Byte Mode or Word Mode
VCC_F	Power Supply (Flash)
VCC_S	Power Supply (SRAM)
VSS	Device Ground (Common)
NC	Pin Not Connected Internally

Logic Symbol





Absolute Maximum Ratings*

Notes:

- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, input or I/O pins may undershoot VSS to -2.0V for periods of up to 20ns. Maximum DC voltage on input and I/O pins is VCC_F/VCC_S +0.5V. During voltage transitions, input or I/O pins may overshoot to VCC_F/VCC_S +2.0V for periods up to 20ns.
- Minimum DC input voltage on A9, OE and RESET is

 0.5V. During voltage transitions, A9, OE and RESET may overshoot VSS to -2.0V for periods of up to 20ns. Maximum DC input voltage on A9 is +12.5V which may overshoot to
 14.0V for periods up to 20ns.
- 3. No more than one output is shorted at a time. Duration of the short circuit should not be greater than one second.

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These only. Functional ratings operation are stress of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Operating Ranges

Commercial (C) Devices

Extended Range Devices

Ambient Temperature (TA)	
For – I series	25°C to + 85°C

VCC Supply Voltages

VCC_F/VCC_S +2.7V to +3.6V Operating ranges define those limits between which the functionally of the device is guaranteed.

Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The appropriate device bus operations table lists the inputs and control levels required, and the resulting output. The following subsections describe each of these operations in further detail.

Operation	CE_F	CE_S	OE	WE	A0-A18	RESET	I/O7-I/O0	I/O15-I/O8
(Notes 1,2)								
Read from Flash	L	Н	L	н	Ain	Н	Dout	Dout
Standby	н	Н	Х	Х	х	Н	High-Z	High-Z
Output Disable	L	Н	н	н	х	Н	High-Z	High-Z
Write to Flash (Program/Erase)	L	Н	н	L	Ain	Н	Din	Din
Sector Protect	L	Н	н	U	Sector Address, A6=L, A1=H, A0=L	Н	DIN	Х
Sector Unprotect	L	Н	L	L	Sector Address, A6=L, A1=H, A0=L	Н	DIN	х
Temporary Sector Unprotection	Х	Н	Х	Х	Ain	Vid	Din	Х
Flash Reset (Hardware) / Standby	Х	Н	Х	Х	х	L	High-Z	High-Z
Boot Block Sector Write Protect	Х	Н	Х	Х	х	х	Х	Х
							Dout	Dout
Read from SRAM	н	L	L	н	Ain	Н	High-Z	Dout
							Dout	High-Z
							Din	Din
Write to SRAM	н	L	н	L	Ain	н	High-Z	Din
							Din	High-Z

Table 1.1 Device Bus Operations—Flash Word Mode BYTE_F = V⊪

Legend:

L = Logic Low = VIL, H = Logic High = VIH, VID = 11.5-12.5V, ¹ = Pulse input, X = Don't Care, DIN = Data In, Dout = Data Out

Notes:

1. Other operations except for those indicated in this column are inhibited.

2. Do not apply $\overline{CE_F} = V_{IL}$, $\overline{CE_S} = V_{IL}$ at the same time.

Flash Operation (Notes 1,2)	CE_F	CE_S	ŌĒ	WE	I/O₁₅ (A-1)	A0-A18	RESET	I/O 7 -I/O 0	I/O14-I/O8
Read from Flash	L	Н	L	Н	A-1	Ain	Н	Dout	High-Z
Standby	Н	Н	Х	Х	х	х	Н	High-Z	High-Z
Output Disable	L	Н	Н	Н	х	x	Н	High-Z	High-Z
Write to Flash (Program/Erase)	L	Н	Н	L	A-1	Ain	Н	Din	High-Z
Sector Protect	L	Н	Vid	U	L	Sector Address, A6=L, A1=H, A0=L	Vid	Х	High-Z
Sector Unprotect	L	Н	L	Н	L	Sector Address, A6=L, A1=H, A0=L	Vid	Code	High-Z
Temporary Sector Unprotection	Х	Н	Х	Х	х	Ain	Vid	х	High-Z
Flash Reset (Hardware)/	Х	Н	Х	Х	х	x	L	High-Z	High-Z
Standby									
Boot Block Sector Write Protect	Х	Н	Х	Х	х	х	х	х	High-Z
					Dout			Dout	Dout
Read from SRAM	Н	L	L	Н	Dout	A0	Н	High-Z	High-Z
					High-z			Dout	Dout
					Din			Din	Din
Write to SRAM	Н	L	Н	L	Din	A0	н	High-Z	High-Z
					High-z			Din	Din

					_
Table 1.2 Device	Pue Onerations	Elach Word	Mode		V/II
Table LZ Device	DUS Operations	-FIASII WOLU	woue	DIICI	

Legend:

L = Logic Low = VIL, H = Logic High = VIH, VID = 11.5-12.5V, ¹ = Pulse input, X = Don't Care, DIN = Data In, Dour = Data Out

Notes:

1. Other operations except for those indicated in this column are inhibited.

2. Do not apply $\overline{CE_F} = VIL$, $\overline{CE_S} = VIL$ at the same time.



Word/Byte Configuration

The $\overline{BYTE_F}$ pin determines whether the I/O pins I/O15-I/O0 operate in the byte or word configuration. If the $\overline{BYTE_F}$ pin is set at logic "1", the device is in word configuration, I/O15-I/O0

are active and controlled by $\overline{CE_F}$ and \overline{OE} . If the BYTE F pin is set at logic "0", the device is in byte

configuration, and only $I/O_0-I/O_7$ are active and controlled by \overline{CE}_F and \overline{OE} . $I/O_8-I/O_{14}$ are tri-stated, and I/O_{15} pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the \overline{CE}_F and \overline{OE} pins to VIL. \overline{CE}_F is the power control and selects the device. \overline{OE} is the output control and gates array data to the output pins. \overline{WE} should remain at VIH all the time during read operation. The BYTE_F pin determines whether the device outputs array data in words and bytes. The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to the Read Operations Timings diagram for the timing waveforms, lcc1 in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive $\overline{\text{WE}}$ and $\overline{\text{CE}_F}$ to VIL, and

OE to VIH. For program operations, the BYTE_F pin determines whether the device accepts program data in bytes or words, Refer to "Word/Byte Configuration" for more information. The device features an Unlock Bypass mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The "

Word / Byte Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequence. An erase operation can erase one sector, multiple sectors, or the entire device. The Sector Address Tables indicate the address range that each sector occupies. A "sector address" consists of the address inputs required to uniquely select a sector. See the "Command Definitions" section for details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the auto-select command sequence, the device enters the auto-select mode. The system can then read auto-select codes from the internal register (which is separate from the memory array) on $I/O_7 - I/O_0$. Standard read cycle timings apply in this mode. Refer to the "Auto-select Mode" and "Auto-select Command Sequence" sections for more information.

Icc2 in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on I/O_7 - I/O_0 . Standard read cycle timings and Icc read specifications apply. Refer to "Write Operation Status" for more information, and to each AC Characteristics section for timing diagrams.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the \overline{OE} input.

The device enters the CMOS standby mode when the $\overline{CE_F}$ &

RESET pins are both held at VCC_F \pm 0.3V. (Note that this is a more restricted voltage range than VIH.) If \overrightarrow{CE} F and \overrightarrow{RESET}

are held at VIH, but not within VCC_F \pm 0.3V, the device will be in the standby mode, but the standby current will be greater. The device requires the standard access time (tcE) before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 $\mathsf{lcc3}$ and $\mathsf{lcc4}$ in the DC Characteristics tables represent the standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for tacc +30ns. The automatic sleep mode is independent of the $\overline{CE_F}$, \overline{WE} and \overline{OE} control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. Icc4 in the DC Characteristics table represents the automatic sleep mode current specification.

Output Disable Mode

When the \overline{OE} input is at VIH, output from the device is disabled. The output pins are placed in the high impedance state.

RESET : Hardware Reset Pin

The RESET pin provides a hardware method of resetting the device to reading array data. When the system drives the RESET pin low for at least a period of tRP, the device immediately terminates any operation in progress, tri-states all data output pins, and ignores all read/write attempts for the duration of the RESET pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity. Current is reduced for the duration of the RESET pulse. When RESET is held at VSS \pm 0.3V, the device draws CMOS standby current (Icc4). If RESET is held at VIL but not within VSS \pm 0.3V, the standby current will be greater.



The RESET pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If **RESET** is asserted during a program or erase operation,

the RY/ \overline{BY} pin remains a "0" (busy) until the internal reset operation is complete, which requires a time tready (during Embedded Algorithms). The system can thus monitor RY/ \overline{BY} to determine whether the reset operation is complete. If $\overrightarrow{\text{RESET}}$ is asserted when a program or erase operation is not executing (RY/ $\overrightarrow{\text{BY}}$ pin is "1"), the reset operation is completed within a time of tready (not during Embedded Algorithms). The system can read data tre after the $\overrightarrow{\text{RESET}}$ pin return to VIH. Refer to the AC Characteristics tables for $\overrightarrow{\text{RESET}}$ parameters and diagram.

Sector	A18	A17	A16	A15	A14	A13	A12	Sector Size	Address Range	(in hexadecimal)
								(Kbytes/ Kwords)	Byte Mode (x 8)	Word Mode (x16)
SA0	0	0	0	0	Х	Х	Х	64/32	00000h - 0FFFFh	00000h - 07FFFh
SA1	0	0	0	1	Х	Х	Х	64/32	10000h - 1FFFFh	08000h - 0FFFFh
SA2	0	0	1	0	Х	Х	Х	64/32	20000h - 2FFFFh	10000h - 17FFFh
SA3	0	0	1	1	Х	Х	Х	64/32	30000h - 3FFFFh	18000h - 1FFFFh
SA4	0	1	0	0	Х	Х	Х	64/32	40000h - 4FFFFh	20000h - 27FFFh
SA5	0	1	0	1	Х	Х	Х	64/32	50000h - 5FFFFh	28000h - 2FFFFh
SA6	0	1	1	0	Х	Х	Х	64/32	60000h - 6FFFFh	30000h - 37FFFh
SA7	0	1	1	1	Х	Х	Х	64/32	70000h - 7FFFFh	38000h - 3FFFFh
SA8	1	0	0	0	Х	Х	Х	64/32	80000h - 8FFFFh	40000h - 47FFFh
SA9	1	0	0	1	Х	Х	Х	64/32	90000h - 9FFFFh	48000h - 4FFFFh
SA10	1	0	1	0	Х	Х	Х	64/32	A0000h - AFFFFh	50000h - 57FFFh
SA11	1	0	1	1	Х	Х	Х	64/32	B0000h - BFFFFh	58000h - 5FFFFh
SA12	1	1	0	0	Х	Х	Х	64/32	C0000h - CFFFFh	60000h - 67FFFh
SA13	1	1	0	1	Х	Х	Х	64/32	D0000h - DFFFFh	68000h - 6FFFFh
SA14	1	1	1	0	Х	Х	Х	64/32	E0000h - EFFFFh	70000h - 77FFFh
SA15	1	1	1	1	0	Х	Х	32/16	F0000h - F7FFFh	78000h - 7BFFFh
SA16	1	1	1	1	1	0	0	8/4	F8000h - F9FFFh	7C000h - 7CFFFh
SA17	1	1	1	1	1	0	1	8/4	FA000h - FBFFFh	7D000h - 7DFFFh
SA18	1	1	1	1	1	1	Х	16/8	FC000h - FFFFFh	7E000h - 7FFFFh

Table 2. A81L801 Top Boot Block Sector Address Table

Note:

Address range is A18: A₋₁ in byte mode and A18: A0 in word mode. See "Word/Byte Configuration" section.



Sector	A18	A17	A16	A15	A14	A13	A12	Sector Size	Address Range	(in hexadecimal)
								(Kbytes/ Kwords)	Byte Mode (x 8)	Word Mode (x16)
SA0	0	0	0	0	0	0	Х	16/8	00000h - 03FFFh	00000 - 01FFF
SA1	0	0	0	0	0	1	0	8/4	04000h - 05FFFh	02000 - 02FFF
SA2	0	0	0	0	0	1	1	8/4	06000h - 07FFFh	03000 - 03FFF
SA3	0	0	0	0	1	Х	Х	32/16	08000h - 0FFFFh	04000 - 07FFF
SA4	0	0	0	1	Х	Х	Х	64/32	10000h - 1FFFFh	08000 - 0FFFF
SA5	0	0	1	0	Х	Х	Х	64/32	20000h – 2FFFFh	10000 - 17FFF
SA6	0	0	1	1	Х	Х	Х	64/32	30000h - 3FFFFh	18000 - 1FFFF
SA7	0	1	0	0	Х	Х	Х	64/32	40000h - 4FFFFh	20000 - 27FFF
SA8	0	1	0	1	Х	Х	Х	64/32	50000h - 5FFFFh	28000 - 2FFFF
SA9	0	1	1	0	Х	Х	Х	64/32	60000h - 6FFFFh	30000 - 37FFF
SA10	0	1	1	1	Х	Х	Х	64/32	70000h - 7FFFFh	38000 - 3FFFF
SA11	1	0	0	0	Х	Х	Х	64/32	80000h - 8FFFFh	40000 - 47FFF
SA12	1	0	0	1	Х	Х	Х	64/32	90000h - 9FFFFh	48000 - 4FFFF
SA13	1	0	1	0	Х	Х	Х	64/32	A0000h - AFFFFh	50000 - 57FFF
SA14	1	0	1	1	Х	Х	Х	64/32	B0000h - BFFFFh	58000 - 5FFFF
SA15	1	1	0	0	Х	Х	Х	64/32	C0000h - CFFFFh	60000 - 67FFF
SA16	1	1	0	1	Х	Х	Х	64/32	D0000h - DFFFFh	68000 - 6FFFF
SA17	1	1	1	0	Х	Х	Х	64/32	E0000h - EFFFFh	70000 - 77FFF
SA18	1	1	1	1	Х	Х	Х	64/32	F0000h - FFFFFh	78000 - 7FFFF

Table 3. A81L801 Bottom Boot Block Sector Address Table

Note:

Address range is A18: A.1 in byte mode and A18: A0 in word mode. See "Word/Byte Configuration" section.



Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on $I/O_7 - I/O_0$. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (11.5V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in autoselect Codes (High Voltage Method) table. In addition, when verifying sector protection, the sector address must appear on the appropriate

highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on I/Or -I/Oo.To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require VID. See "Command Definitions" for details on using the autoselect mode.

Description	Mode	CE_F	ŌĒ	WE	A18 to A12	A11 to A10	A9	A8 to A7	A6	A5 to A2	A1	A0	I/O8 to I/O15	I/O7 to I/O0
Manufacturer ID: AMIC	2	L	L	Н	Х	Х	Vid	Х	L	Х	L	L	Х	37h
Device ID:	Word												B3h	1Ah
A81L801 (Top Boot Block)	Byte	L	L	Н	х	Х	Vid	х	L	Х	L	Н	х	1Ah
Device ID:	Word												B3h	9Bh
A81L801 (Bottom Boot Block)	Byte	L	L	Н	х	х	Vid	х	L	х	L	Н	Х	9Bh
Continuation ID		L	L	Н	х	х	Vid	х	L	Х	н	н	Х	7Fh
Sector Protection Verification		L	L	н	SA	x	Vid	x	, ,	x	н	L	Х	01h (protected)
	noation					~	שוי	^	L	~		L	х	00h (unprotected)

Table 4. A81L801	Autoselect	Codes	(Hiah	Voltage Metho	d)
	/	00000	····ອ···	Tonago momo	~,

L=Logic Low= VIL, H=Logic High=VIн, SA=Sector Address, X=Don't Care, CE_S = VIн

Note: The autoselect codes may also be accessed in-system via command sequences.



Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection features re-enables both program and erase operations in previously protected sectors.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

Sector protection / unprotection can be implemented via two methods. The primary method requires VID on the RESET pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithm and the Sector Protect / Unprotect Timing Diagram illustrates the timing waveforms for this feature. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle. The alternate method must be implemented using programming equipment. The procedure requires a high voltage (Vid) on address pin A9 and the control pins.

The device is shipped with all sectors unprotected.

It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.

Hardware Data Protection

The requirement of command unlocking sequence for programming or erasing provides data protection against inadvertent writes (refer to the Command Definitions table). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during Vcc power-up transitions, or from system noise. The device is powered up to read array data to avoid accidentally writing data to the array.

Write Pulse "Glitch" Protection

Noise pulses of less than 5ns (typical) on \overline{OE} , $\overline{CE_F}$ or \overline{WE} do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $OE = V_{IL}$, $\overline{CE_F} = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write cycle, $\overline{CE_F}$ and \overline{WE} must be a logical zero while \overline{OE} is a logical one.


Power-Up Write Inhibit

If $\overline{WE} = \overline{CE_F} = V_{IL}$ and $\overline{OE} = V_{IH}$ during power up, the

device does not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to reading array data on the initial power-up.

Temporary Sector Unprotect

This feature allows temporary unprotection of previous protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET pin to VID. During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once VID is removed from the RESET pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and the Temporary Sector Unprotect diagram shows the timing waveforms, for this feature.



Notes:

1. All protected sectors unprotected.

2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation




Figure 2. In-System Sector Protect/Unprotect Algorithms

A81L801



Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence resets the device to reading array data.

All addresses are latched on the falling edge of \overline{WE} or $\overline{CE_F}$, whichever happens later. All data is latched on the rising edge of \overline{WE} or $\overline{CE_F}$, whichever happens first. Refer to the appropriate timing diagrams in the "AC Characteristics" section.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm. After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more information on this mode.

The system must issue the reset command to re-enable the device for reading array data if I/O₅ goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Operations" section for more information. The Read Operations table provides the read parameters, and Read Operation Timings diagram shows the timing diagram.

Reset Command

Writing the reset command to the device resets the device to reading array data. Addresses bits are don't care for this command. The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data (also applies to autoselect during Erase Suspend).

If I/O₅ goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This method is an alternative to that shown in the Autoselect Codes (High Voltage Method) table, which is intended for PROM programmers and requires Vip on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code and another read cycle at XX03h retrieves the continuation code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in returns 01h if that sector is protected, or 00h if it is unprotected. Refer to the Sector Address tables for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

Word/Byte Program Command Sequence


The system may program the device by word or byte, depending on the state of the BYTE_F pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. Table 5 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are longer latched. The system can determine the status of the program operation by using I/O₇, I/O₆, or RY/ $\overline{\text{BY}}$. See "White Operation Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the programming operation. The Byte Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set I/O5 to "1", or cause the Data Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".





Note : See the appropriate Command Definitions table for program command sequence.

Figure 3. Program Operation

Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 5 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the twocycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h. Addresses are don't care for both cycle. The device returns to reading array data.

Figure 3 illustrates the algorithm for the program operation. See the Erase/Program Operations in "AC Characteristics" for parameters, and to Program Operation Timings for timing diagrams.

Chip Erase Command Sequence

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. The system can determine the status of the erase operation by using I/O_7 , I/O_6 , or I/O_2 . See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 4 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.

Sector Erase Command Sequence

Sector erase is a six-bus-cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

The device does not require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50us begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50µs, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50µs, the system need not monitor I/O3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor I/O₃ to determine if the sector erase timer has timed out. (See the " I/O₃: Sector Erase Timer"



section.) The time-out begins from the rising edge of the final $\overline{\text{WE}}$ pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using I/O_7 , I/O_6 , or I/O_2 . Refer to "Write Operation Status" for information on these status bits.

4 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector Erase Operations Timing diagram for timing waveforms.

Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50μ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't cares" when writing the Erase Suspend command.


When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of $20\mu s$ to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on $I/O_7 - I/O_0$. The system can use I/O_7 , or I/O_6 and I/O_2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the I/O_7 or I/O_6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.



Note :

1. See the appropriate Command Definitions table for erase command sequences.

2. See "I/O3 : Sector Erase Timer" for more information.

Figure 4. Erase Operation

	Command		ŝ					Bus C	ycles	(Notes	2 - 5)				
	Sequence		Cycles	Fir	st	Sec	ond	Th	ird	Fou	ırth	Fiftl	า	Sixt	h
	(Note 1)		ن	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Re	ad (Note 6)		1	RA	RD										
Re	set (Note 7)		1	XXX	F0										
	Manufacturer ID	Word	4	555		2AA		555	90	Voo	37				
		Byte	4	AAA	AA	555	55 AAA	AAA	90	X00	37				
	Device ID,	Word	4	555	AA	2AA	55	555	90	X01	B31A				
8)	Top Boot Block	Byte	4	AAA	AA	555	55	AAA	90	X02	1A				
	Device ID,	Word		555	AA	2AA	55	555	90	X01	B39B				
Ž	Bottom Boot Block	Byte	4	AAA		555		AAA		X02	9B				
Autoselect (Note	Continuation ID	Word	4	555	AA	2AA	55	555 90	X03	7F					
uto		Byte			AAA		X06								
∢		\A/~		555		2AA		555		(SA)	XX00				
	Sector Protect Verify	Word			AA			90	00	X02	XX01				
	(Note 9)	D (4		~~		55	ААА	90	(SA)	00				
		Byte		AAA		555		AAA		X04	01				
Dra	ogram	Word	4	555	AA	2AA	55	555	AO	PA	PD				
FIG	gram	Byte	4	AAA	AA	555	55	AAA	AU	PA	PD				
Un	lock Bypass	Word	_	555		2AA		555	20						
	,,	Byte	3	AAA	AA	555	55	AAA	20						
	lock Bypass Program (I		1	XXX	A0	PA	PD								
Un	lock Bypass Reset (Not	· · ·	2	XXX	90	XXX	00								
Ch	ip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
	•	Byte	Ľ	AAA		555		AAA		AAA		555		AAA	
Se	Sector Erase		6	555	AA	2AA	55	555	80	555	АА	2AA	55	SA	30
		Byte	1	AAA		555		AAA	80	AAA	,	555			
	Erase Suspend (Note 12)			XXX	B0										
Era	ase Resume (Note 13)		1	XXX	30										

Table 5. A81L801 Command Definitions

Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

- PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the \overline{WE} or $\overline{CE_F}$ pulse, whichever happens later.
- PD = Data to be programmed at location PA. Data latches on the rising edge of \overline{WE} or $\overline{CE_F}$ pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A18 - A12 select a unique sector.

Note:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except when reading array or autoselect data, all bus cycles are write operation.
- 4. Data bits I/O15~I/O8 are don't care for unlock and command cycles.
- 5. Address bits A18 A11 are don't cares for unlock and command cycles, unless SA or PA required.
- 6. No unlock or command cycles required when reading array data.
- The Reset command is required to return to reading array data when device is in the autoselect mode, or if I/O₅ goes high (while the device is providing status data).
- 8. The fourth cycle of the autoselect command sequence is a read cycle.
- 9. The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
- 10. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 11. The Unlock Bypass Reset command is required to return to reading array data when the device is in the unlock bypass mode.
- 12. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode.
- 13. The Erase Resume command is valid only during the Erase Suspend mode.



Write Operation Status

Several bits, I/O_2 , I/O_3 , I/O_5 , I/O_6 , I/O_7 , RY/BY are provided in the A81L801 to determine the status of a write operation in the flash memory. Table 6 and the following subsections describe the functions of these status bits. I/O_7 , I/O_6 and RY/BY each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

I/O7: Data Polling


The Data Polling bit, I/O₇, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data Polling is valid after the rising edge of the final $\overline{\text{WE}}$ pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on I/O₇ the complement of the datum programmed to I/O₇. This I/O₇ status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to I/O₇. The system must provide the program address to read valid status information on I/O₇. If a program address falls within a protected sector, Data Polling on I/O₇ is active for approximately 2µs, then the device returns to reading array data.

During the Embedded Erase algorithm, Data Polling produces a "0" on I/O7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, \overline{Data} Polling produces a "1" on I/O7.This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to "1"; prior to this, the device outputs the "complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on I/O7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data Polling on I/O₇ is active for approximately 100 μ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects I/O7 has changed from the complement to true data, it can read valid data at I/O7 - I/O0 on the following read cycles. This is because I/O7 may change asynchronously with I/O0 - I/O6 while Output Enable (\overline{OE}) is asserted low. The Data Polling Timings (During Embedded Algorithms) in the "AC Characteristics" section illustrates this. Table 6 shows the outputs for Data Polling on I/O7. Figure 5 shows the Data Polling algorithm.



Note :

- VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
- 2. I/O7 should be rechecked even if I/Os = "1" because I/O7 may change simultaneously with I/Os.

Figure 5. Data Polling Algorithm



RY/BY : Read/Busy

The RY/\overline{BY} is a dedicated, open-drain output pin that indicates whether an Embedded algorithm is in progress or complete.

The RY/BY status is valid after the rising edge of the final WE pulse in the command sequence. Since RY/\overline{BY} is an opendrain output, several RY/\overline{BY} pins can be tied together in parallel with a pull-up resistor to VCC.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 6 shows the outputs for RY/\overline{BY} . Refer to "RESET Timings", "Timing Waveforms for Program Operation" and "Timing Waveforms for Chip/Sector Erase Operation" for more information.

I/O6: Toggle Bit I

Toggle Bit I on I/O₆ indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final $\overline{\text{WE}}$ pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause I/O₆ to toggle. (The system may use either \overline{OE} or \overline{CE} F to control the read

cycles.) When the operation is complete, I/O₆ stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, I/O_6 toggles for approximately 100μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use $1/O_6$ and $1/O_2$ together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), $1/O_6$ toggles. When the device enters the Erase Suspend mode, $1/O_6$ stops toggling. However, the system must also use $1/O_2$ to determine which sectors are erasing or erase-suspended. Alternatively, the system can use $1/O_7$ (see the subsection on " $1/O_7$: Data Polling").

If a program address falls within a protected sector, I/O₆ toggles for approximately 2μ s after the program command sequence is written, then returns to reading array data.

I/O₆ also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

The Write Operation Status table shows the outputs for Toggle Bit I on I/O₆. Refer to Figure 6 for the toggle bit algorithm, and to the Toggle Bit Timings figure in the "AC Characteristics" section for the timing diagram. The I/O₂ vs. I/O₆ figure shows the differences between I/O₂ and I/O₆ in graphical form. See also the subsection on "I/O₂: Toggle Bit II".

I/O2: Toggle Bit II

The "Toggle Bit II" on I/O₂, when used with I/O₆, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final \overline{WE} pulse in the command sequence.

 I/O_2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either \overline{OE} or $\overline{CE_F}$ to control the read cycles.) But I/O_2 cannot distinguish whether the sector is actively erasing or is erase-suspended. I/O_6 , by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 6 to compare outputs for I/O_2 and I/O_6 .

Figure 6 shows the toggle bit algorithm in flowchart form, and the section " I/O_2 : Toggle Bit II" explains the algorithm. See also the " I/O_6 : Toggle Bit II" subsection. Refer to the Toggle Bit Timings figure for the toggle bit timing diagram. The I/O_2 vs. I/O_6 figure shows the differences between I/O_2 and I/O_6 in graphical form.

Reading Toggle Bits I/O6, I/O2

Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read $I/O7 - I/O_0$ at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on $I/O7 - I/O_0$ on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of I/O_5 is high (see the section on I/O_5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as I/O_5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and I/O_5 has not gone high. The system may continue to monitor the toggle bit and I/O_5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).

I/O5: Exceeded Timing Limits

 I/O_5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions I/O_5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.

The I/O_5 failure condition may appear if the system tries to program a "1 "to a location that is previously programmed to "0." Only an erase operation can change a "0" back to a "1." Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, I/O_5 produces a "1."


Under both these conditions, the system must issue the reset command to return the device to reading array data.



I/O3: Sector Erase Timer

After writing a sector erase command sequence, the system may read I/O₃ to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, I/O₃ switches from "0" to "1." The system may ignore I/O₃ if the system can guarantee that the time between additional sector erase commands will always be less than 50μ s. See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on I/Or (Data Polling) or I/O₆ (Toggle Bit I) to ensure the device has accepted the command sequence, and then read I/O₃. If I/O₃ is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If I/O₃ is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of I/O₃ prior to and following each subsequent sector erase command. If I/O₃ is high on the second status check, the last command might not have been accepted. Table 6 shows the outputs for I/O₃.



Notes :

- 1. Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as I/Os changes to "1". See text.

Figure 6. Toggle Bit Algorithm



	Operation		I/O6	I/O₅	I/O3	I/O2	RY/BY
				(Note 2)		(Note 1)	
Standard Mode	Embedded Program Algorithm	I/O7	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase Suspend	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	I/O7	Toggle	0	N/A	N/A	0


Table 6. Write Operation Status

Notes:


1. I/O₇ and I/O₂ require a valid address when reading status information. Refer to the appropriate subsection for further details.

 I/O₅ switches to "1" when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "I/O₅: Exceeded Timing Limits" for more information.

Maximum Negative Input Overshoot



Maximum Positive Input Overshoot



AMIC

DC Characteristics

CMOS Compatible (TA=0°C to 70°C or -25°C to + 85°C for -I)

Parameter Symbol	Parameter Description	Test Description		Min.	Тур.	Max.	Unit
lu	Input Load Current	VIN = VSS to VCC_F. VCC_F = VCC_F Max				±1.0	μΑ
Ілт	A9 Input Load Current	VCC_F = VCC_F Max, A9 =1	12.5V			35	μA
llo	Output Leakage Current	Vout = VSS to VCC_F. VCC_F = VCC_F Max				±1.0	μA
		CEF = VIL, OE = VIH	5 MHz		9	16	
	VCC_F Active Read Current	Byte Mode	1 MHz		2	4	
lcc1	(Notes 1, 2)	$\overline{CE}F = VIL, \overline{OE} = VIH$	5 MHz		9	16	mA
		Word Mode	1 MHz		2	4	
lcc2	VCC_F Active Write (Program/Erase) Current (Notes 2, 3, 4)	CE_F = VIL, OE =VIH			20	30	mA
Іссз	VCC_F Standby Current (Note 2)	$\overline{CE_F} = V_{H}, \overline{RESET} = VCC_F \pm 0.3V$			0.2	5	μA
lcc4	VCC_F Standby Current During Reset (Note 2)	$\overline{\text{RESET}}$ = VSS ± 0.3V			0.2	5	μA
lcc5	Automatic Sleep Mode (Note 2, 4, 5)	$V_{IH} = VCC_F \pm 0.3V; V_{IL} = V_{2}^{2}$	$SS \pm 0.3V$		0.2	5	μΑ
Vil	Input Low Level			-0.5		0.8	V
Viн	Input High Level			0.7 x VCC_F		VCC_F + 0.3	V
Vid	Voltage for Autoselect and Temporary Unprotect Sector	VCC_F = 3.3 V		11.5		12.5	V
Vol	Output Low Voltage	loL = 4.0mA, VCC_F = VCC_	F Min			0.45	V
Vон1	Output High Voltage	$loH = -2.0$ mA, VCC_F = VCC_F Min		0.85 x VCC_F			V
Vон2		Іон = -100 μA, VCC_F = VCC	C_F Min	VCC_F - 0.4			V

Notes:

1. The lcc current listed is typically less than 2 mA/MHz, with \overline{OE} at VIH. Typical VCC_F is 3.0V.

2. Maximum Icc specifications are tested with VCC_F = VCC_F max.


3. Icc active while Embedded Algorithm (program or erase) is in progress.

4. Automatic sleep mode enables the low power mode when addresses remain stable for tacc + 30ns. Typical sleep mode current is 200nA.


5. Not 100% tested.


DC Characteristics (continued)


Zero Power Flash



Note: Addresses are switching at 1MHz







AC Characteristics

Read Only Operations (TA=0°C to 70°C or -25°C to + 85°C for -I)


Parameter	r Symbols	Deseri	ntion	Toot Satu		Speed	Unit
JEDEC	Std	Descri	ption	Test Setu	ib	-70	
tavav	trc	Read Cycle Time (Note 1)			Min.	70	ns
tavqv	tacc	Address to Output Delay		$\overline{CE_F} = VIL$ $\overline{OE} = VIL$	Max.	70	ns
telqv	Tce_f	Chip Enable to Output Delay		OE = VIL	Max.	70	ns
tglav	toe	Output Enable to Output Delay			Max.	30	ns
		Output Enchla Hald	Read		Min.	0	ns
	tоен	Output Enable Hold Time (Note 1)	Toggle and Data Polling		Min.	10	ns
tенqz	tdf	Chip Enable to Output I (Notes 1)	High Z		Max.	25	ns
tghqz	tdf	Output Enable to Output High Z (Notes 1)				25	ns
taxqx	toн	Output Hold Time from \overline{OE} , Whichever Occurs			Min.	0	ns

Notes:

1. Not 100% tested.

2. See Test Conditions and Test Setup for test specifications.

Timing Waveforms for Read Only Operation






AC Characteristics

Hardware Reset (RESET) (TA=0°C to 70°C or -25°C to + 85°C for -I)

Paran	neter	Description	Test Satur	All Speed Options	Unit
JEDEC	Std	Description	Test Setup	All Speed Options	Unit
	tready	RESET Pin Low (During Embedded Algorithms) to Read or Write (See Note)	Max	20	μS
	TREADY RESET Pin Low (Not During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns
	trp	RESET Pulse Width	Min	500	ns
	tкн RESET High Time Before Read (See N		Min	50	ns
	tre RY/BY Recovery Time		Min	0	ns
	trpd	RESET Low to Standby Mode	Min	20	μS

Note: Not 100% tested.

RESET Timings






Temporary Sector Unprotect (TA=0°C to 70°C or -25°C to + 85°C for -I)

Parameter		Description		All Speed Options	11
JEDEC	Std	Description		All Speed Options	Unit
	tvidr	Vid Rise and Fall Time (See Note)	Min	500	ns
	trsp	RESET Setup Time for Temporary Sector Unprotect		4	μS

Note: Not 100% tested.

Temporary Sector Unprotect Timing Diagram






AC Characteristics


Word/Byte Configuration (BYTE_F) (TA=0°C to 70°C or -25°C to + 85°C for - I)

Parameter		Description		Speed Option	Unit
JEDEC	Std			-70	
	telfl/telfh	CE_F to BYTE_F Switching Low or High	Max	5	ns
	tflqz	az BYTE_F Switching Low to Output High-Z		25	ns
	tнqv	BYTE_F Switching High to Output Active	Min	70	ns

BYTE_F Timings for Read Operations



BYTE_F Timings for Write Operations



Note:

Refer to the Erase/Program Operations table for tas and tan specifications.



AC Characteristics

Erase and Program Operations (TA=0°C to 70°C or -25°C to + 85°C for -I)


Paran	neter	Desc	ription		Speed	Unit
JEDEC	Std				-70	_
tavav	twc	Write Cycle Time (Note 1)		Min.	70	ns
tavw∟	tas	Address Setup Time		Min.	0	ns
tw∟ax	tан	Address Hold Time		Min.	45	ns
tdvwн	tos	Data Setup Time		Min.	35	ns
twнdx	tdн	Data Hold Time		Min.	0	ns
	toes	Output Enable Setup Time		Min.	0	ns
tghwl	tghwl	Read Recover Time Before Write $(\overline{OE} \text{ high to } \overline{WE} \text{ low})$		Min.	0	ns
TELWL	tcs	CE_F Setup Time		Min.	0	ns
twнен	tсн	CE F Hold Time		Min.	0	ns
tw∟wн	twp	Write Pulse Width		Min.	35	ns
twнw∟	twpн	Write Pulse Width High		Min.	30	ns
		Byte Programming Operation	Byte	Тур.	5	
twhwh1	twnwn1	(Note 2)	Word	Тур.	7	μs
twnwn2	twnwn2	Sector Erase Operation (Note 2)	Sector Erase Operation (Note 2)		0.7	sec
	tvcs	VCC_F Set Up Time (Note 1)		Min.	50	μs
	trв	Recovery Time from RY/BY		Min	0	ns
	tвusy	Program/Erase Valid to RY/BY D	elay	Min	90	ns

Notes:

1. Not 100% tested.

2. See the "Erase and Programming Performance" section for more information.

Timing Waveforms for Program Operation




Note :

1. PA = program addrss, PD = program data, Dout is the true data at the program address.

2. Illustration shows device in word mode.


Timing Waveforms for Chip/Sector Erase Operation




Note :

1. SA = Sector Address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operaion Ststus"). 2. Illustratin shows device in word mode.

Timing Waveforms for Data Polling (During Embedded Algorithms)




Note : VA = Valid Address. Illustation shows first status cycle after command sequence, last status read cycle, and array data read cycle.




Timing Waveforms for Toggle Bit (During Embedded Algorithms)

Note: VA = Valid Address; not required for I/O₆. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.



Timing Waveforms for Sector Protect/Unprotect

Timing Waveforms for I/O2 vs. I/O6



Note : Both I/O₆ and I/O₂ toggle with OE or CE_F. See the text on I/O₆ and I/O₂ in the section "Write Operation Status" for more information.

AC Characteristics

Erase and Program Operations

Alternate CE_F Controlled Writes (TA=0°C to 70°C or -25°C to + 85°C for -I)

Param	neter	Des	Speed	Unit		
JEDEC	Std				-70	
tavav	twc	Write Cycle Time (Note 1)		Min.	70	ns
TAVEL	tas	Address Setup Time		Min.	0	ns
TELAX	tан	Address Hold Time		Min.	45	ns
tdveн	tos	Data Setup Time		Min.	35	ns
tendx	tdн	Data Hold Time		Min.	0	ns
	toes	Output Enable Setup Time		Min.	0	ns
t GHEL	t GHEL	Read Recover Time Before $\overline{(\overline{OE} \text{ High to } \overline{WE} \text{ Low})}$	Write	Min.	0	ns
twlel	tws	WE Setup Time		Min.	0	ns
tенwн	twн	WE Hold Time		Min.	0	ns
tелен	tср	CE Pulse Width		Min.	35	ns
TEHEL	tсрн	CE Pulse Width High		Min.	30	ns
twhwh1	twnwn1	Programming Operation	Byte	Тур.	5	μs
		(Note 2)	Word	Тур.	7	μο
twhwh2	twнwн2	Sector Erase Operation (Not	Sector Erase Operation (Note 2)			sec


Notes:

1. Not 100% tested.

2. See the "Erase and Programming Performance" section for more information.







Note :

1. PA = Program Address, PD = Program Data, SA = Sector Address, 1/O7 = Complement of Data Input, Dout = Array Data.

2. Figure indicates the last two bus cycles of the command sequence.

Erase and Programming Performance

Parameter		Typ. (Note 1)	Max. (Note 2)	Unit	Comments
Sector Erase Time		1.0	8	sec	Excludes 00h programming
Chip Erase Time		35		sec	prior to erasure
Byte Programming Time		35	300	μs	
Word Programming Time	Word Programming Time		500	μS	Excludes system-level
Chip Programming Time	Byte Mode	11	33	sec	overhead (Note 5)
(Note 3)	Word Mode	7.2	21.6	sec	

Notes:

1. Typical program and erase times assume the following conditions: 25°C, 3.0V VCC_F, 10,000 cycles. Additionally, programming typically assumes checkerboard pattern.

2. Under worst case conditions of 90°C, VCC_F = 2.7V, 100,000 cycles.

3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set I/O₅ = 1. See the section on I/O₅ for further information.

4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.

5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See Table 5 for further information on command definitions.

6. The device has a guaranteed minimum erase and program cycle endurance of 10,000 cycles.

SRAM

DC Electrical Characteristics $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, VCC_S = 2.7V \text{ to } 3.6V, GND = 0V)$

Symbol	Parameter	70	ns	Unit	Conditions
		Min.	Max.		
Iu	Input Leakage Current	-	1	μA	VIN = GND to VCC_S
ILO	Output Leakage Current	-	1	μΑ	$\overline{CE_S} = VIH$ or $\overline{OE} = VIH$ or $\overline{WE} = VIL$ $VIVO = GND$ to VCC_S
lcc	Active Power Supply Current	-	3	mA	CE_S = VIL Ivo = 0mA
lcc1	Dynamic Operating	-	30	mA	
lcc2	Current	-	3	mA	$\overline{CE_S} = VIL$ VIH = VCC_S, VIL = 0V f = 1 MHz, Ivo = 0mA
lsв		-	0.5	mA	$VCC_S \leq 3.3V, \ \overline{CE_S} \ = ViH$
ISB1	Standby Power Supply Current	-	5	μΑ	$\label{eq:VCC_S} \begin{array}{l} VCC_S \leq 3.3V, \\ \\ \hline \hline \hline \hline \hline \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \hline \hline \\ \hline \hline$
Vol	Output Low Voltage	-	0.4	V	loL = 2.1mA
Vон	Output High Voltage	2.2	-	V	lон = -1.0mA

Truth Table

Mode	CE_S	ŌĒ	WE	I/O Operation	Supply Current
Standby	Н	х	х	High Z	ISB, ISB1
	х	х	х	High Z	ISB, ISB1
Output Disable	L	Н	Н	High Z	Icc, Icc1, Icc2
Read	L	L	Н	Dout	lcc, lcc1, lcc2
Write	L	х	L	Din	ICC, ICC1, ICC2

Note: X = H or L

Capacitance ($T_A = 25^{\circ}C$, f = 1.0MHz)

Symbol	Symbol Parameter		Max.	Unit	Conditions
Cin*	Input Capacitance		6	pF	$V_{IN} = 0V$
Cı/o*	Input/Output Capacitance		8	pF	Vivo = 0V

* These parameters are sampled and not 100% tested.

AC Characteristics (TA = -25° C to $+85^{\circ}$ C, VCC_S = 2.7V to 3.6V)


Symbol	Parameter	70	Unit		
-		Min.	Max.		
Read Cyc	le				
trc	Read Cycle Time		70	-	ns
taa	Address Access Time		-	70	ns
tace1_s	Chip Enable Access Time	CE_S	-	70	ns
toe	Output Enable to Output Valid		-	35	ns
tc∟z1	Chip Enable to Output in Low Z	CE_S	10	-	ns
to∟z	Output Enable to Output in Low Z		5	-	ns
tcHz1	Chip Disable to Output in High Z	CE_S	0	25	ns
tонz	Output Disable to Output in High Z		0	25	ns
toн	Output Hold from Address Change	10	-	ns	
Write Cyc	le				
twc	Write Cycle Time		70	-	ns
tcw	Chip Enable to End of Write		60	-	ns
tas	Address Setup Time	Address Setup Time		-	ns
taw	Address Valid to End of Write	Address Valid to End of Write		-	ns
twp	Write Pulse Width	Write Pulse Width		-	ns
twr	Write Recovery Time		0	-	ns
twнz	Write to Output in High Z		0	25	ns
tow	Data to Write Time Overlap		30	-	ns
tdн	Data Hold from Write Time		0	-	ns
tow	Output Active from End of Write		5	-	ns

Notes: tcHz1, toHz, and twHz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




SRAM Timing Waveforms

Read Cycle 1 (1, 2, 4)




Read Cycle 2^(1, 3, 4, 6)



Timing Waveforms (continued)


Read Cycle 3⁽¹⁾



Notes: 1. $\overline{\text{WE}}$ is high for Read Cycle.

- 2. Device is continuously enabled $\overline{CE_S} = V_{IL}$.
- 3. Address valid prior to or coincident with $\overline{\text{CE}_{S}}$ transition low.
- 4. $\overline{OE} = VIL$.
- 5. Transition is measured \pm 500mV from steady state. This parameter is sampled and not 100% tested.
- 6. $\overline{CE_S}$ is low.


Write Cycle 1 ⁽⁶⁾ (Write Enable Controlled)





Timing Waveforms (continued)

Write Cycle 2 (Chip Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp) of a low $\overline{CE_S}$, and a low \overline{WE} .
- 3. two is measured from the earliest of $\overline{CE_S}$ or \overline{WE} going high going low to the end of the Write cycle.
- 4. If the $\overline{CE_S}$ low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, outputs remain in a high impedance state.
- 5. tcw is measured from the later of $\overline{CE_S}$ going low going high to the end of Write.
- 6. \overline{OE} is continuously low. ($\overline{OE} = VIL$)
- 7. Transition is measured \pm 500mV from steady state. This parameter is sampled and not 100% tested.

AC Test Conditions

Input Pulse Levels	0.4V to 2.4V	
Input Rise and Fall Time	5 ns	
Input and Output Timing Reference Levels	1.5V	
Output Load	See Figures 7 and 8	




Figure 7. Output Load




Figure 8. Output Load for tcLz1, tcLz2, toHz, tcLz, tcHz1 tWHz, and tow

Retention Characteristics (T_A = -25° C to 85° C)


Symbol	Parameter	Min.	Max.	Unit	Conditions
Vdr1	VCC for Data Retention	2.0	3.6	V	$\overline{\text{CE}_\text{S}} \ge \text{VCC}_\text{S} - 0.2\text{V}$
ICCDR1	Data Retention Current	-	1*	μΑ	$\label{eq:VCC_S} \begin{split} & \frac{\text{VCC}_{\text{S}}\text{S}=1.5\text{V},\\ & \overline{\text{CE}_{\text{S}}} \geq \text{VCC}-0.2\text{V},\\ & \text{Vin} \ \geq 0\text{V} \end{split}$
ICCDR2		-	1*	μA	$\begin{array}{l} \mbox{VCC}_S=1.5\mbox{V},\\ \mbox{V}_{\mbox{IN}}\ \ge 0\mbox{V} \end{array}$
tcdr	Chip Disable to Data Retention Time	0	-	ns	See Retention Waveform
tĸ	Operation Recovery Time	5	-	ms	

* 55 ns – 70 ns

ICCDR: max. $1\mu A$ at TA = 0°C to + 40°C



Low VCC Data Retention Waveform (1) (CE_S Controlled)





Ordering Information

Top Boot Sector Flash & SRAM

Part No.	Access Time (ns)	Active Read Current Typ. (mA)	Program/Erase Current Typ. (mA)	Standby Current Typ. (μΑ)	Package
A81L801TG-70		9	20		69-ball FBGA
A81L801TG-70F	70				69-ball Pb-Free FBGA
A81L801TG-70I	70 A81L801TG-70I		20	0.2	69-ball FBGA
A81L801TG-70IF					69-ball Pb-Free FBGA

Note: Industrial operating temperature range: -25°C to 85°C for –I

Bottom Boot Sector Flash & SRAM

Part No.	Access Time (ns)	Active Read Current Typ. (mA)	Program/Erase Current Typ. (mA)	Standby Current Typ. (μΑ)	Package
A81L801UG-70			20	0.2	69-ball FBGA
A81L801UG-70F	70				69-ball Pb-Free FBGA
A81L801UG-70I	70	9			69-ball FBGA
A81L801UG-70IF					69-ball Pb-Free FBGA


Note: Industrial operating temperature range: -25°C to 85°C for –I



Package Information

69LD STF BGA (8 x 11mm) Outline Dimensions

unit: mm



Symbol	Dimensions in mm			Dimensions in inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
А	-	-	1.40	-	-	0.055	
A1	0.25	0.30	0.35	0.010	0.012	0.014	
A2	0.91	0.96	1.01	0.036	0.038	0.040	
С	0.22	0.26	0.30	0.009	0.010	0.012	
D	7.90	8.00	8.10	0.311	0.315	0.319	
E	10.90	11.00	11.10	0.429	0.433	0.437	
D1	-	7.20	-	-	0.283	-	
E1	-	7.20	-	-	0.283	-	
е	-	0.80	-	- 0.031 -		-	
b	0.35	0.40	0.45	0.14 0.16 0.18		0.18	
aaa	0.15		0.006				
bbb	0.20		0.008				
CCC	0.12		0.005				
ddd	0.15			0.006			
eee	0.08			0.003			
MD/ME	10/10			10/10			

Notes:

- 1. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 2. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 3. THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
- 4. REFERENCE DOCUMENT : JEDEC MO-219
- 5. THE PATTERN OF PIN 1 FIDUCIAL IS FOR REFERENCE ONLY.

A81L801